Jump to Navigation
STAC
Back to Main Stac Site
  • Research Domains
    • Tick & streaming analytics (STAC-M3)
    • Risk computation (STAC-A2)
    • Strategy backtesting (STAC-A3)
    • Artificial Intelligence (STAC-AI)
    • Machine Learning (STAC-ML)
    • Network I/O (STAC-N1, -T0)
    • Tick-to-Trade (STAC-T1)
    • Time sync (STAC-TS)
    • Public & private cloud (STAC-N2)
    • FPGA
    • Data centers
  • Dashboard
  • Log in

You are here

Home » Related content

Related content

Posted June 1, 2020

STAC Report: Arista DCS-7130-48L under STAC-TS (time sync and capture)

Worst pairwise error between 94 ports on 2 devices was 799 picoseconds

Read more
  • SUT ID: ARI200518
  • STAC-TS

Two Arista DCS-7130-48L running MetaWatch 1.0.0 firmware on MOS 0.26.3 with Arista SFP-10G-SR fiber SFPs and PPS discipline via a TimeTech Pulse Distribution Unit 10535

Post date: 
Monday, June 1, 2020 - 18:31
Read more

Sign up to
Our Newsletter

(If you're a human, don't change the following field)
Your first name.
(If you're a human, don't change the following field)
Your first name.
STAC

Footer Secondary

  • Legal Terms
  • Cookies Policy
  • Privacy Policy
Back to Main Stac Site

© 2006-2025 Strategic Technology Analysis Center

STAC and all STAC names are trademarks or registered trademarks of Strategic Technology Analysis Center.