New records from the first tests of a pure FPGA-based or CXL-based UDP stack.
Exegy and AMD demonstrate 40-49% lower maximum latency at all ingress rates than previous record.
