

Do you *really* know what happens inside your FPGA?



What we do...


Target FPGA

User design

Exostiv IP


High speed interface

Trace data
Alerts
Events




exo_eth_1Gb_to_40Gb_rx.in_SOF
exo_eth_1Gb_to_40Gb_rx.in_EOF
exo_eth_1Gb_to_40Gb_rx.in_Valid
exo_eth_1Gb_to_40Gb_rx.in_Ready
*exo_eth_1Gb_to_40Gb_rx.in_Data(5 downto 224)
*exo_eth_1Gb_to_40Gb_rx.out_SOF
exo_eth_1Gb_to_40Gb_rx.out_EOF
exo_eth_1Gb_to_40Gb_rx.out_Valid
exo_eth_1Gb_to_40Gb_rx.out_Ready
*exo_eth_1Gb_to_40Gb_rx.out_Data(5 downto 224)
*exo_eth_1Gb_to_40Gb_rx.out_Empty
exo_eth_1Gb_to_40Gb_rx.pipe_SOF
exo_eth_1Gb_to_40Gb_rx.pipe_EOF
*exo_eth_1Gb_to_40Gb_rx.pipe_Data(255 downto 224)
*exo_eth_1Gb_to_40Gb_rx.pipe_Full
*exo_eth_1Gb_to_40Gb_rx.pipe_Empty
exo_eth_40Gb_to_1Gb_rx.in_SOF
exo_eth_40Gb_to_1Gb_rx.in_EOF
exo_eth_40Gb_to_1Gb_rx.in_Valid
exo_eth_40Gb_to_1Gb_rx.in_Ready
*exo_eth_40Gb_to_1Gb_rx.in_Data(255 downto 224)
*exo_eth_40Gb_to_1Gb_rx.out_SOF
exo_eth_40Gb_to_1Gb_rx.out_EOF
exo_eth_40Gb_to_1Gb_rx.out_Valid
exo_eth_40Gb_to_1Gb_rx.out_Ready
*exo_eth_40Gb_to_1Gb_rx.out_Data
*exo_eth_40Gb_to_1Gb_rx.out_Empty
exo_eth_40Gb_to_1Gb_rx.pipe_Load
exo_eth_40Gb_to_1Gb_rx.pipe_Clear
exo_eth_40Gb_to_1Gb_rx.pipe_SOF
exo_eth_40Gb_to_1Gb_rx.pipe_EOF
exo_eth_40Gb_to_1Gb_rx.pipe_Full
*exo_eth_40Gb_to_1Gb_rx.pipe_Data(255 downto 224)
*exo_eth_PacketDecoder_ReceiverState
*exo_eth_PacketDecoder_DecoderState
exo_eth_PacketDecoder_PreloadType
exo_eth_PacketDecoder_PreloadType
*exo_eth_PacketDecoder_ram_pipe_preload
*exo_eth_PacketDecoder_ram_pipe_data(255 downto 248)
*exo_eth_PacketDecoder_ram_pipe_valid_r
exo_eth_PacketDecoder_ram_pipe_valid
exo_eth_PacketDecoder_ram_pipe_write
exo_eth_PacketDecoder_ram_pipe_read
exo_eth_PacketDecoder_shift_reg_wr_j
exo_eth_PacketDecoder_shift_reg_rd
*exo_eth_PacketDecoder_shift_reg_level
exo_eth_PacketDecoder_shift_2_bytes
exo_eth_PacketDecoder_shift_4_bytes
exo_eth_PacketDecoder_shift_32_bytes
*IP_Fields_Version
*IP_Fields_HeaderLength
*IP_Fields_Services
*IP_Fields_Congestion
*IP_Fields_TotalLength
*IP_Fields_Identifier
*IP_Fields_Flags
*IP_Fields_FragmentOffset
*IP_Fields_TimeToLive
*IP_Fields_Protocol
*IP_Fields_HeaderChecksum
*IP_Fields_Source
*IP_Fields_Destination
*UDP_Fields_SourcePort
*UDP_Fields_DestinationPort
*UDP_Fields_Length
*UDP_Fields_Checksum
*RTP_Fields_Version
RTP_Fields_Padding
RTP_Fields_Extension
*RTP_Fields_CsrCount
RTP_Fields_Marker
*RTP_Fields_PayloadType
*RTP_Fields_SequenceNr
*RTP_Fields_Timestamp
*RTP_Fields_SsrcIdentifier
*RTP_Fields_ExtensionLength
*Eth_Fields_Destination
*Eth_Fields_Source
*Eth_Fields_EthType
exo_eth_PacketDecoder_rtp_SOF
exo_eth_PacketDecoder_rtp_EOF
exo_eth_PacketDecoder_rtp_Valid
exo_eth_PacketDecoder_rtp_Ready
*exo_eth_PacketDecoder_rtp_Data(255 downto 248)
*exo_eth_PacketDecoder_rtpPayloadLength
*exo_eth_40Gb_to_1Gb_rx.EmptyCnt

What we do...




EXOSTIV in the lab


- 32K nodes per FPGA max
- 8 GB memory
- 50 Gbps bandwidth
- > 350 MHz operation
- Data multiplexing, triggering, filtering, event counters
- Integrated waveform viewer
- Xilinx Series 7, Ultrascale(+), Zynq / Intel Series 10 support



EXOSTIV in the Datacenter



EXOSTIV Blade



- Scale up to 1 Tbps - 80 GB memory - 10 x 100 Gbps QSFP+
- SSD local storage option or bridge to network storage

Capabilities

- Alert generation & Trace capture from inside the FPGA
 - ✓ Cycle-accurate
 - ✓ User-defined
 - ✓ Data enrichment (timestamping, ...)
 - ✓ **Inside FPGA – NOT at I/O level**
 - Based on finance-grade hardware
 - **TERABYTES** of information with local storage.
 - Scales with technology: FPGA is its own observer
- 

Benefits

- Fine-grain FPGA algorithms control & measurements
 - Visibility infrastructure available in the field & in the lab
 - Extremely detailed AND extended visibility in the FPGA
 - Algos assessment against REAL and MASSIVE data.
 - Faster corrections turnaround time in case of incident
- 

Thanks. Check the box for more info.

