Latest News

First FPGA implementation of STAC-A2 benchmarks

Multiple records in performance and storage efficiency

Worst pairwise error between 94 ports on 2 devices was 799 picoseconds

Solution sets total of 17 records in scale and baseline benchmarks

Sub-30 nanosecond latency for 68-byte frames

Will head up strategy

Any chance to help is worthwhile.

Pages

About STAC News

For the latest on research, events and related news please see stacresearch.com/news

This page is where you will find archived articles.

Sign up to Our Newsletter

(If you're a human, don't change the following field)
Your first name.
(If you're a human, don't change the following field)
Your first name.